

# MC1225S LDMOS TRANSISTOR

Document Number: MC1225S  
Product Datasheet V1.0

## 250W, Avionics High Power RF LDMOS FETs

### Description

The MC1225S is a 250-watt, internally matched, single ended LDMOS FETs, designed for avionics application within 960-1220MHz. It can be used in Class AB/B and Class C for any pulse and CW signal.

- Typical Performance (On Innogration fixture with device soldered):

$V_{DD} = 28$  Volts,  $I_{DQ} = 200$  mA, Pulsed CW, 10% 100uS

Freq (MHz)	P1dB (W)	P1dB Eff(%)	P1dB Gain(dB)	P3dB (W)	P3dB Eff(%)
960	226.5	59	15.26	256	60
1090	222.7	55	15.75	252	56
1220	212.0	54	16.58	250	56

$V_{DD} = 32$  Volts,  $I_{DQ} = 500$  mA, CW.

Freq(MHz)	Pin(dBm)	Pout(dBm)	Pout(W)	IDS(A)	Power Gain(dB)	Eff(%)
960	40.7	54.9	309.0	16.9	14.2	57.143
1030	39.6	54.4	275.4	15.7	14.8	54.821
1090	39.5	54.5	281.8	16.7	15	52.739
1160	39.8	54.5	281.8	17.6	14.7	50.042
1220	38.1	54.1	257.0	15.9	16	50.519

### Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

### Suitable Applications

- L band avionics pulse or CW amplifier
- ISM applications

## MC1225S



Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain--Source Voltage	$V_{DS}$	+65	Vdc
Gate--Source Voltage	$V_{GS}$	-10 to +10	Vdc
Operating Voltage	$V_{DD}$	+32	Vdc
Storage Temperature Range	$T_{stg}$	-65 to +150	°C
Case Operating Temperature	$T_c$	+150	°C
Operating Junction Temperature	$T_J$	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case $T_c = 85^\circ\text{C}$ , $T_J = 200^\circ\text{C}$ , DC test	$R_{\theta JC}$	0.2	°C/W

# MC1225S LDMOS TRANSISTOR

Document Number: MC1225S  
Product Datasheet V1.0

**Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22--A114)	Class 2

**Table 4. Electrical Characteristics** (TA = 25 °C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## DC Characteristics

Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 65V, V <sub>GS</sub> = 0 V)	I <sub>loss</sub>			100	μA
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 28 V, V <sub>GS</sub> = 0 V)	I <sub>loss</sub>			1	μA
Gate--Source Leakage Current (V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 0 V)	I <sub>GSS</sub>			1	μA
Gate Threshold Voltage (V <sub>DS</sub> = 28V, I <sub>D</sub> = 450 μA)	V <sub>GS(th)</sub>		1.9		V
Gate Quiescent Voltage (V <sub>DD</sub> = 28 V, I <sub>D</sub> = 200 mA, Measured in Functional Test)	V <sub>GS(Q)</sub>		2.72		V

**Functional Tests** (On Demo Test Fixture, 50 ohm system) V<sub>DD</sub> = 32 Vdc, I<sub>DQ</sub> = 200 mA, f = 1220 MHz, Pulse CW Signal Measurements.


Power Gain	G <sub>p</sub>		14		dB
Drain Efficiency@P1dB	η <sub>D</sub>		50		%
3 dB Compression Point	P <sub>-3dB</sub>	250			W
Input Return Loss	IRL		-4		dB

**Load Mismatch (In Innogration Test Fixture, 50 ohm system):** V<sub>DD</sub> = 32 Vdc, I<sub>DQ</sub> = 200 mA, f = 1220 MHz

VSWR 10:1 at 250W pulse CW Output Power	No Device Degradation
---	-----------------------

## TYPICAL CHARACTERISTICS

**Figure 1. Power Gain and Drain Efficiency as Function of Pulse Output Power**



# MC1225S LDMOS TRANSISTOR

Document Number: MC1225S  
Product Datasheet V1.0

Figure 2. Network analyzer output S11/S21 ( $V_{DS}=32V$   $I_{DQ}=500mA$   $V_{GS}=2.9V$ )




Figure 3. Test Circuit Component Layout




Table 4. Test Circuit Component Designations and Values

Component	Description	Suggested Manufacturer
C1,C2	Ceramic multilayer capacitor, 10uF, 100V	10uF/100V
C3,C4,C5,C6	33pF	ATC800B
R1	Chip Resistor, 9.1Ω, 1206	
PCB	20mil thickness, $\epsilon_r=3.5$ , Ro4350B, 1 oz. copper	


# MC1225S LDMOS TRANSISTOR

Document Number: MC1225S  
Product Datasheet V1.0

## Package Outline

Flangeless ceramic package;

INP-688-2-EL (C2)



OUTLINE VERSION	REFERENCE			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
PKG-C2					09/27/2018

# MC1225S LDMOS TRANSISTOR

Document Number: MC1225S  
Product Datasheet V1.0

## Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2021/4/22	Rev 1.0	Product Datasheet

Application data based on JF-21-02

## Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors

Copyright © by Innogration (Suzhou) Co.,Ltd.