




3.4-4GHz, 100W, 50V GaN matched PA Module

Description

The SMDV3440-100 is a 100-watt, integrated 2-stage Power Amplifier Module, designed for 5G massive MIMO applications, with frequencies from 3.4 to 4GHz. The module is 50 Ω input fully matched and output partially matched, and requires minimal external components. The module offers a much smaller footprint than traditional discrete component solutions, with much less sensitivity for production, housed in 10*6mm cost effective plastic open cavity package, and heat dissipated by copper flange.



The module incorporates advanced Doherty circuit delivering high power added efficiency for the entire module at 16W average power according to normal 8 dB back off.

Innogrations owns the patents for internal Doherty architecture, and related plastic open cavity.

• Typical Performance of Doherty Demo (On Innogrations fixture with device soldered with grounding vias):

VDS= 50V, IDQ-main=70mA Vgs-main=-3.41V. Vgs-peak=-6V, Idq-driver=30mA, Vgs-Driver=-3.6V

Freq (GHz)	Pulse CW Signal ⁽¹⁾			P _{avg} =42dBm WCDMA Signal ⁽²⁾		
	GainP1 (dB)	P3 (dBm)	P3 (W)	Gp (dB)	η _D (%)	ACPR _{5M} (dBc)
3.4	27.9	50.0	100	27.9	45.5	-29.2
3.5	27.5	50.3	107	27.8	44.7	-33.3
3.6	28.0	50.4	110	28.0	44.5	-36.4
3.7	28.0	50.4	110	28.1	44.7	-36.2
3.8	28.3	50.4	110	28.6	45.2	-34.5
3.9	28.8	50.4	108	28.9	45.0	-32.7
4.0	28.1	50.0	100	28.3	44.9	-31.7

Notes:

(1) Pulse Width=20 us, Duty cycle=10%

(2) WCDMA signal: 3GPP test model 1; 1 to 64 DPCH; Channel Bandwidth=3.84MHz, PAR =10.5 dB at 0.01 % probability on CCDF.

Features and Benefits

- Adjustable drain bias to fit different power demand
- Extremely good VBW performance to enable the broadest IBW/OBW
- Industry leading RF performance for 5G MIMO AAU, for instance
 - ✓ 32T:320W to 400W / 200MHz
- Plastic open cavity without molding compound brings advantage compared to molded design
 - ✓ Minimize the risk of high density thermal distribution in fanless system for longer life time
 - ✓ Highly consistent RF performance for yield of volume production
- 50 Ω Input matched, output partially matched, effective PCB space smaller than 12*20mm
- Integrated Doherty Final and driver Stage
- 6x10 mm Surface Mount Package, full copper flange underneath for grounding and heat dissipation, much more effective than LGA PCB based design



Pin Configuration and Description



Pin No.	Symbol	Description
6	RF IN	RF Input
1	VDS-driver	Driver stage, Drain Bias
4	VGS-driver	Driver stage, Gate Bias
19,21	RF Out2	RF Output, Main Amplifier
22,24	RF Out1	RF Output, Peaking Amplifier
11	VGS-main	Main Amplifier, Gate Bias
16,17	VDS-main	Main Amplifier, Drain Bias
32	VGS-peak	Peaking Amplifier, Gate Bias
26,27	VDS-Peak	Peaking Amplifier, Drain Bias
3,8-10,14,15,28,29,33-35	NC	No connection
2,5,7,12,13,18,20,23,25,30,31,36	GND	Internal Grounding, recommend connecting to Epad ground
Package Base	GND	DC/RF Ground. Must be soldered to EVB ground plane over array of vias for thermal and RF performance. Solder voids under Pkg Base will result in excessive junction temperatures causing permanent damage.

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain--Source Voltage	V_{DSS}	200	Vdc
Gate--Source Voltage	V_{GS}	-8 to +0.6	Vdc
Operating Voltage	V_{DD}	+60	Vdc
Storage Temperature Range	T_{stg}	-65 to +150	°C
Case Operating Temperature	T_c	+150	°C
Operating Junction Temperature	T_j	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance@Average Power, Junction to Case $T_{case}=+85^{\circ}C$, WCDMA Test, $P_{out}=16W$,	$R_{\theta JC}$	2.9	°C/W

Notes:

- (1) The thermal resistance is acquired by our company's FEA model, which was calibrated by IR measurement, the value shall be applied to reliability.
- (2) The reference T_{case} temperature $85^{\circ}C$ is apply on the backside of package.
- (3) If the device soldering onto the 20mil Rogers PCB with $108 \times \Phi 0.25mm$ via hole beneath the package backside and the reference temperature T_{case} ($85^{\circ}C$) apply on the groundside of the PCB, the total thermal resistance $R_{\theta JC}$ (TBD)°C/W.
- (4) The power dissipation in the table is overall dissipation which includes Carrier PA, Peaking PA and driver PA..

Table 3. ESD Protection Characteristics

Test Methodology	Class Voltage
Human Body Model(HBM) (JEDEC Standard JESD-A114)	TBD
Charged Device Model (CDM) (JEDEC Standard JESD22-C101F)	$\pm 1000V$



Table 4. Electrical Characteristics

Parameter	Condition	Min	Typ	Max	Unit
Frequency Range		3.4		4.0	GHz
Driver Quiescent Current ($I_{DQ-driver}$)			30		mA
Carrier Quiescent Current ($I_{DQ-main}$)			70		mA
Peak PA Gate Quiescent Voltage (V_{PEAK})			-6.0		V
Power Gain @ Pout=42dBm	Freq=3.6GHz	28	29		dB
Efficiency @Pout=42dBm	Freq=3.6GHz		44		%
Ppeak by CCDF	Freq=3.6GHz		110		W

Load Mismatch of per Section (On Test Fixture, 50 ohm system): $f = 3.6GHz$

VSWR 10:1 at P3dB pulse CW Output Power	No Device Degradation
---	-----------------------

TYPICAL CHARACTERISTICS

Application board and its layout info based on request

Figure 1. Power Gain and Drain Efficiency as Function of Pulsed CW Output Power




Figure 2. Network analyzer output S11/S21





Figure 3: Picture of application board Doherty circuit for 3.4-4.0GHz




Part	Quantity	Description	Part Number	Manufacture
C1,C5,C7	3	8.2pF High Q	251SHS8R2BSE	TEMEX



		Capacitor		
C6	2	3.9pF High Q Capacitor	ATC600S3R9	ATC
C3	1	0.7pF High Q Capacitor	ATC600S0R9	ATC
C8,C9,C10	3	10uF MLCC	GRM32EC72A10 6ME05	Murata
C4	1	0.3pF High Q Capacitor	251SHS0R3BSE	TEMEX
R1	1	5.1 Ω Power Resistor	ESR03EZPF5R1	ROHM
C2	1	1.0pF High Q Capacitor	ATC600S0R5	ATC
C8,C9,C10	3	1nF MLCC		Murata
PCB	1	20mils	4350B	Rogers

Package Dimensions

10*6 Plastic Package




Notes:

1. All dimensions are in mm;
2. The tolerances unless specified are ±0.2mm.



Mounting Footprint Pattern



Notes:

1. All dimensions are in mm;
2. Vias are required under the backside paddle of this device for proper RF/DC grounding and thermal dissipation. ALL vias are PTH to ground.

Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2023/5/8	Rev 1.0	Preliminary Datasheet

Application data based on LWH-23-08

Disclaimers

Specifications are subject to change without notice. Innegration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innegration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innegration. Innegration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innegration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innegration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innegration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innegration and authorized distributors

Copyright © by Innegration (Suzhou) Co.,Ltd.