


MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8

1200W, 50V High Power RF LDMOS FETs

Description

The MQ011K2VPX is a 1200W capable, highly rugged, unmatched LDMOS FET, designed for commercial and industrial applications with frequencies HF to 300MHz. It is featured for industry leading high power and high ruggedness, suitable for Industrial, Scientific and Medical application, as well as HF communication, VHF TV and Aerospace applications.



- FM band: 88-108MHz CW application data

Trade off	Voltage(V)	Idq (mA)	Pin(dBm)	Pout(W)	Power Gain(dB)	Eff(%)
High Power	50	200	39.5	>1250	22.5	>75
High Efficiency	50	200	38	>1000	22	>80

Features

- High breakdown voltage enable class E operation
- High Efficiency and Linear Gain Operations
- On chip RC network enable high stability and ruggedness
- Integrated ESD Protection
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Excellent thermal stability, low HCl drift
- Compliant to Restriction of Hazardous Substances (RoHS) Directive 2002/95/EC

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain—Source Voltage	V_{DSS}	140	Vdc
Gate—Source Voltage	V_{GS}	-10 to +10	Vdc
Operating Voltage	V_{DD}	+55	Vdc
Storage Temperature Range	T_{STG}	-65 to +150	°C
Case Operating Temperature	T_c	+150	°C
Operating Junction Temperature	T_j	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case ,Case Temperature 85°C, 1100W CW, 50 Vdc, IDQ = 200 mA	$R_{θJC}$	0.1	°C/W
Transient thermal impedance from junction to case $T_j = 150^{\circ} C$; $t_p = 100 \mu s$; Duty cycle = 20 %	Z_{th}	0.015	°C/W

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	Class 2

MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8

Table 4. Electrical Characteristics (TA = 25 °C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
DC Characteristics					
Drain-Source Voltage $V_{GS}=0V, I_{DS}=1.0\text{mA}$	$V_{(BR)DSS}$		140		V
Zero Gate Voltage Drain Leakage Current ($V_{DS} = 50\text{V}, V_{GS} = 0\text{V}$)	I_{DSS}	—	—	1	μA
Gate—Source Leakage Current ($V_{GS} = 10\text{V}, V_{DS} = 0\text{V}$)	I_{GSS}	—	—	1	μA
Gate Threshold Voltage ($V_{DS} = 50\text{V}, I_D = 600\ \mu\text{A}$)	$V_{GS(\text{th})}$	—	2.5	—	V
Gate Quiescent Voltage ($V_{DD} = 50\text{V}, I_D = 200\ \text{mA}$, Measured in Functional Test)	$V_{GS(Q)}$	—	3.2	—	V
Drain source on state resistance ($V_{DS} = 0.1\text{V}, V_{GS} = 10\text{V}$) Each section side of device measured	$R_{ds(\text{on})}$		54		$\text{m}\Omega$
Common Source Input Capacitance ($V_{GS} = 0\text{V}, V_{DS} = 50\text{V}, f = 1\ \text{MHz}$) Each section side of device measured	C_{iss}		400		Pf
Common Source Output Capacitance ($V_{GS} = 0\text{V}, V_{DS} = 50\text{V}, f = 1\ \text{MHz}$) Each section side of device measured	C_{oss}		120		Pf
Common Source Feedback Capacitance ($V_{GS} = 0\text{V}, V_{DS} = 50\text{V}, f = 1\ \text{MHz}$) Each section side of device measured	C_{rss}		2		Pf

MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8

TYPICAL CHARACTERISTICS (108MHz)

Higher power tuning




Figure 1: Efficiency and power gain as the function of Pout (Vds=50V, Idq=200mA,CW)





Figure 2: Network analyzer output, S11/S21 (Vds=50V,Idq=500mA, Vgs=3.3V)

MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8



Component	Description	Suggestion
C7~C10	10nF/100V	Ceramic multilayer capacitor
C1~C6	10uF/100V	Ceramic multilayer capacitor
C11~C20	560pF	MQ101111
C21	12pF	MQ101111
C22	22pF	MQ101111
C23	15pF	MQ101111
C24	27pF	MQ101111
C25,C26	4700uF/63V	Electrolytic Capacitor
R1, R2	18 Ω	Chip Resistor
R3, R4	51 Ω	Chip Resistor
T1	50ohm,200mm	RFSFBU-086-50
T2,T3	12.5 ohm ,200mm	SFF-12.5-1.5
T4,T5	16.7ohm, 200mm	SFF-16.7-1.5
T6	35 ohm, 250mm	SFF-35-3
L1,L2	1.5mm , 8 turns D=5mm	DIY air core inductance

MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8

TYPICAL CHARACTERISTICS (108MHz)

Higher Efficiency tuning




Figure 3: Efficiency and power gain as the function of Pout (Vds=50V, Idq=200mA,CW)





Figure 4: Network analyzer output, S11/S21 (Vds=50V,Idq=500mA, Vgs=3.3V)

MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8




Component	Description	Suggestion
C7~C10	10nF/100V	Ceramic multilayer capacitor
C1~C6	10uF/100V	Ceramic multilayer capacitor
C11~C20	560pF	MQ101111
C21	12pF	MQ101111
C22	22pF	MQ101111
C23	15pF	MQ101111
C24	27pF	MQ101111
C25	10pF	MQ101111
C26	5.1pF	MQ101111
C27,C28	4700uF/63V	Electrolytic Capacitor
R1, R2	18 Ω	Chip Resistor
R3, R4	51 Ω	Chip Resistor
T1	50ohm,200mm	RFSFBU-086-50
T2,T3	12.5 ohm ,200mm	SFF-12.5-1.5
T4,T5	16.7ohm, 200mm	SFF-16.7-1.5
T6	50 ohm, 200mm	SFF-50-3
L1,L2	1.5mm,8 turns,D=5mm	DIY air core inductance

MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8

Package Outline

Flanged ceramic package; 2 mounting holes; 4 leads (1, 2—DRAIN, 3, 4—GATE, 5—SOURCE)



UNIT	A	b	c	D	D ₁	e	E	E ₁	F	H	H ₁	L	p	Q	q	U ₁	U ₂	W ₁	W ₂	W ₂
mm	4.7	11.81	0.18	31.55	31.52	13.72	9.50	9.53	1.75	17.12	25.53	3.48	3.30	2.26	35.56	41.28	10.29	0.25	0.51	0.25
	4.2	11.56	0.10	30.94	30.96		9.30	9.27	1.50	16.10	25.27	2.97	3.05	2.01		41.02	10.03			
inches	0.185	0.465	0.007	1.242	1.241	0.540	0.374	0.375	0.069	0.674	1.005	0.137	0.130	0.089	1.400	1.625	0.405	0.01	0.02	0.01
	0.165	0.455	0.004	1.218	1.219		0.366	0.365	0.059	0.634	0.995	0.117	0.120	0.079		1.615	0.395			

OUTLINE VERSION	REFERENCE			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
PKG-D4E					03/12/2013

MQ011K2VPX LDMOS TRANSISTOR

Document Number: MQ011K2VPX
Preliminary Datasheet V1.8

Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2023/9/15	Rev 1.0	Preliminary Datasheet

Application data based on TC-23-59

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose.“Typical” parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer’s technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors

Copyright © by Innogration (Suzhou) Co.,Ltd.