



GaN HEMT 50V, 130W, 3.4-3.8GHz Full band RF Power Transistor

Description

The STBV38130C9 is a dual path 130watt, Internally matched GaN HEMT, ideal for applications from 3.4 to 3.8GHz full band operation especially for LTE/5G.

There is no guarantee of performance when this part is used outside of stated frequencies.

- Typical RF performance on **3.4-3.8GHz** full band asymmetrical Doherty with device soldered
VDS= **50V**, Idq=100mA(Vgm=-3.03V, Vgp=-5.3V)

ACPR @43dBm_1C-WCDMA			
Freq (MHz)	ACPR (dBc)	Gain (dB)	Efficiency (%)
3400	-28.11	13.83	55.63
3600	-29.46	14.44	56.31
3800	-33.65	14.89	54.27

(1)1C WCDMA; Signal PAR = 10 dB @ 0.01% Probability on CCDF.

Applications

- Asymmetrical Doherty amplifier within 3.4-3.8GHz full band
- S band power amplifier

Important Note: Proper Biasing Sequence for GaN HEMT Transistors


Turning the device ON

- Set VGS to the pinch-off (VP) voltage, typically -5 V
- Turn on VDS to nominal supply voltage
- Increase VGS until IDS current is attained
- Apply RF input power to desired level

Turning the device OFF

- Turn RF power off
- Reduce VGS down to VP, typically -5 V
- Reduce VDS down to 0 V
- Turn off VGS

Pin Configuration and Description (Top view)



Pin No.	Symbol	Description
5,6	RF IN/Vgs of Main	RF Input/Gate bias of main path
7,8	RF IN/Vgs of Peak	RF Input/Gate bias of peak path
13,14	RF OUT/Vds of Peak	RF Output/Drain bias of peak path
15,16	RF OUT/Vds of Main	RF Output/Drain bias of main path
1,12	VBW bias	Video bandwidth enhancement
Other Pins	GND	Grounding
Package Base	GND	DC/RF Ground. Proposed to be soldered to heatsink plane directly for the best CW thermal and RF performance. Soldered through vias or copper coin allowed for pulsed CW and back off applications, but will result in higher junction temperatures

STBV38130C9






Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain--Source Voltage	V_{DS}	+200	Vdc
Gate--Source Voltage	V_{GS}	-8 to +0.5	Vdc
Operating Voltage	V_{DD}	55	Vdc
Maximum gate current	I_{gs}	27	mA
Storage Temperature Range	T_{stg}	-65 to +150	°C
Case Operating Temperature	T_C	+150	°C
Operating Junction Temperature	T_J	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case by FEA $T_C = 85^\circ\text{C}$, at $P_d = 20\text{W}$, on Doherty application board	$R_{\theta JC}$	2.7	°C /W

Table 3. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

DC Characteristics (Main path, measured on wafer prior to packaging)

Characteristic	Conditions	Symbol	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	$V_{GS} = -8\text{V}$; $I_{DS} = 6\text{mA}$	V_{DSS}		200		V
Gate Threshold Voltage	$V_{DS} = 10\text{V}$, $I_D = 6\text{mA}$	$V_{GS(th)}$	-4		-2	V
Gate Quiescent Voltage	$V_{DS} = 50\text{V}$, $I_{DS} = 100\text{mA}$, Measured in Functional Test	$V_{GS(Q)}$		-3		V

DC Characteristics (Peak path, measured on wafer prior to packaging)

Characteristic	Conditions	Symbol	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	$V_{GS} = -8\text{V}$; $I_{DS} = 10\text{mA}$	V_{DSS}		200		V
Gate Threshold Voltage	$V_{DS} = 10\text{V}$, $I_D = 10\text{mA}$	$V_{GS(th)}$	-4		-2	V
Gate Quiescent Voltage	$V_{DS} = 50\text{V}$, $I_{DS} = 200\text{mA}$, Measured in Functional Test	$V_{GS(Q)}$		-3		V

Ruggedness Characteristics

Characteristic	Conditions	Symbol	Min	Typ	Max	Unit
Load mismatch capability	3.6GHz, $P_{out} = 20\text{W}$ WCDMA 1 Carrier in Doherty circuit All phase, No device damages	VSWR		10:1		

Figure 2: Median Lifetime vs. Channel Temperature







Figure 3: Efficiency and power gain as function of Pout (3.4-3.8GHz Doherty)



Freq	P1dB	P1dB	P1dB Eff	P1dB Gain	P3dB	P3dB	P3dB Eff
(MHz)	(dBm)	(W)	%	dB	(dBm)	(W)	%
3400	46.83	48.19	65.31	13.82	51.26	133.73	67.78
3600	46.03	40.05	63.91	14.41	51.18	131.35	67.79
3800	48.81	76.04	65.48	14.92	51.16	130.73	72.07

Figure 4: Network analyzer output, S11 and S21 (3.4-3.8GHz Doherty)




Figure 5: Picture of application board Doherty circuit for 3.4-3.8GHz





Table 4. Bill of materials of application board (PCB layout upon request, RO4350B 20mils)

Reference	Footprint	Value	Quantity
C1, C2, C3, C4, C5, C6, C7, C8	0603	8.2pF/250V	8
C9	0603	0.8pF/250V	1
C10, C11	0603	0.5pF/250V	2
C12	0603	0.9pF/250V	1
C13	0603	0.3pF/250V	1
C14	0603	1.5pF/250V	1
C15	0603	0.4pF/250V	1
C26	0603	0.2pF/250V	1
C16, C17, C18, C19, C20, C21, C24, C25	1210	10uF/100V	8
C22, C23	0805	10uF/16V	2
R1, R2	0603	10R	2
R3	0805	50R	1
U1	0805	C3337J5003AHF	1
U2	C9	STBV38130C9 ^{v2}	1



Package Dimensions (Unit:mm)



Revision history

Table 4. Document revision history

Date	Revision	Datasheet Status
2024/1/8	V1.0	Preliminary Datasheet Creation
2024/3/1	V1.1	Update the package drawing according to finalized POD file

Application data based on: ZBB-24-02

Notice

Specifications are subject to change without notice. Innegration believes the information within the data sheet to be reliable. Innegration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose.

“Typical” parameter is the average values expected by Innegration in quantities and are provided for information purposes only. It can and do vary in different applications and related performance can vary over time. All parameters should be validated by customer’s technical experts for each application.

Innegration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innegration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility.

For any concerns or questions related to terms or conditions, please check with Innegration and authorized distributors

Copyright © by Innegration (Suzhou) Co.,Ltd.