
Document Number: SMAV6472-35 Preliminary Datasheet V1.0

6.4-7.2GHz, 35W, 50V GaN fully matched PA Module

Description

The SMAV6472-35 is a 35-watt, integrated 2-stage Power Amplifier Module, designed for 5.5G or pre-6G massive MIMO applications, with frequencies from 6.4 to 7.2 GHz. The module is 50 Ω input and output fully matched, and requires minimal external components. The module offers a much smaller footprint than traditional discrete component solutions, with much less sensitivity for production, housed in 10*6mm cost effective plastic open cavity package.



The module incorporates a Doherty circuit delivering high power added efficiency for the entire module at 5.6W average power.

Innogration owns the patents for internal Doherty architecture, and related plastic open cavity.

• Typical Performance of Doherty Demo (On Innogration fixture with device soldered):

| V _{DS} = 50V, I _{dq1} =15mA, I _{dq2} =40mA,V _{peak} =-6.4V | | | | | |
|--|---------------------------|-----------|---------|------------|--|
| | P _{out} =37.5dBm | | | | |
| Freq (MHz) | Pin(dBm) | Gain (dB) | EFF (%) | ACPR (dBc) | |
| 6400 | 14.00 | 23.5 | 32.1 | -29.8 | |
| 6500 | 13.80 | 23.7 | 33.3 | -31.0 | |
| 6600 | 13.80 | 23.7 | 33.8 | -32.7 | |
| 6700 | 14.20 | 23.3 | 34.1 | -34.2 | |
| 6800 | 14.40 | 23.1 | 34.6 | -35.5 | |
| 6900 | 14.50 | 23.0 | 33.1 | -37.0 | |
| 7000 | 14.10 | 23.4 | 32.5 | -34.9 | |
| 7100 | 13.40 | 24.1 | 33.1 | -32.8 | |
| 7200 | 13.00 | 24.5 | 33.6 | -32.6 | |

• Notes:

(1) WCDMA signal: 3GPP test model 1; 1 to 64 DPCH; Channel Bandwidth=3.84MHz,PAR =10.5 dB at 0.01 % probability on CCDF.

Features

- Industry leading RF performance for 5.5G or pre-6G MIMO AAU, for instance
- ✓ 32T or 64T
- Plastic open cavity without molding compound brings advantage compared to molded design
- Minimize the risk of high density thermal distribution in fanless system for longer life time
- Highly consistent RF performance for yield of volume production
- 50 Ω Input/output matched,
- Integrated Doherty Final and driver Stage
- 6x10 mm Surface Mount Package, full copper flange underneath for grounding and heat dissipation

Document Number: SMAV6472-35 Preliminary Datasheet V1.0

Pin Configuration and Description



| Pin No. | Symbol | Description |
|---|----------------------------------|--|
| 1 | VD1 Driver Amplifier, Drain Bias | |
| 3 | VG1 | Driver Amplifier, Gate Bias |
| 6 | RF IN | RF Input |
| 11 | VG3 | Carrier Amplifier, Gate Bias |
| 16 | BE | VBW Enhance |
| 22 | RF OUT RF Output | |
| 27 | VD2 | Peaking Amplifier, Drain Bias |
| 32 | VG2 | Peaking Amplifier, Gate Bias |
| 4,8-10,14-15,17,19,21,24,26,28,29,33-35 | NC | No connection |
| 2,5,7,12,13,18,20,23,25,30,31,36 | GND | Internal Grounding, recommend connecting to Epad ground |
| Package Base | GND | DC/RF Ground. Must be soldered to EVB ground plane over array of vias for thermal and RF performance. Solder voids under Pkg Base will result in excessive junction temperatures causing permanent damage. |

Table 1. Maximum Ratings

| Rating | Symbol | Value | Unit |
|--------------------------------|------------------|-------------|------|
| DrainSource Voltage | V _{DSS} | 200 | Vdc |
| GateSource Voltage | $V_{\sf GS}$ | -8 to +0.6 | Vdc |
| Operating Voltage | V_{DD} | +55 | Vdc |
| Storage Temperature Range | Tstg | -65 to +150 | °C |
| Case Operating Temperature | Tc | +150 | °C |
| Operating Junction Temperature | TJ | +225 | °C |

Table 2. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|--|--------|-------|-------|
| Thermal Resistance@Average Power, Junction to Case | Polic | 7 | °C/W |
| Tcase=+85℃,CW Test,,Pout=5.6W, | Rejc | , | -0/// |

Notes:

- (1) The thermal resistance is acquired by our company's FEA model, which was calibrated by IR measurement, the value shall be applied to reliability.
- (2) The reference Tcase temperature 85° C is apply on the backside of package.
- (3) If the device soldering onto the 20mil Rogers PCB with 50×Φ0.4mm via hole beneath the package backside and the reference temperature Tcase (85°C) apply on the groundside of the PCB, the total thermal resistance R θ JC (TBD)°C/W.
- (4) The power dissipation in the table is overall dissipation which include Carrier PA, Peaking PA and driver PA.

Table 3. ESD Protection Characteristics

| Test Methodology | Class Voltage | |
|--|---------------|--|
| Human Body Model(HBM) (JEDEC Standard JESD-A114) | TBD | |



Document Number: SMAV6472-35 Preliminary Datasheet V1.0

Charged Device Model (CDM) (JEDEC Standard JESD22-C101F)

Table 4. Electrical Characteristics

| Parameter | Condition | Min | Тур | Max | Unit |
|--|-------------|-----|------|-----|------|
| Frequency Range | | 6.4 | | 7.2 | GHz |
| Carrier Quiescent Current (I _{DQ}) | | | 55 | | mA |
| Peak PA Gate Quiescent Voltage (VPEAK) | | | -6.4 | | V |
| Power Gain @ P1dB | Freq=7.2GHz | | 22 | | dB |
| P3dB | Freq=7.2GHz | | 45.5 | | dBm |
| Drain Efficiency@ P3dB | Freq=7.2GHz | | 45 | | % |
| Unless otherwise noted: TA = 25°C, V _D =50 V, Pulse Width=20 us, Duty cycle=10% | | | | | |

Load Mismatch of per Section (On Test Fixture, 50 ohm system): f = 7.2 GHz

| VSWR 10:1 at P3dB pulse CW Output Power | No Device Degradation |
|---|-----------------------|
|---|-----------------------|

TYPICAL CHARACTERISTICS

Figure 1. Power Gain and Drain Efficiency as Function of Pulsed CW Output Power @VDS=50V






Figure 2. Network analyzer output S11/S21





Figure 3: Picture of application board Doherty circuit






Document Number: SMAV6472-35 Preliminary Datasheet V1.0

Table 4. Bill of materials of application board (PCB layout upon request, RO4350B 20mils)


| Component | Value | Description | |
|-------------|-------------|-------------|--|
| U1 | SMAV6472_35 | PA Module | |
| C1、C8、C9 | 3.9pF | ATC600S | |
| C2、C3、C4、C7 | 10uF | TDK1206 | |
| C11,C12 | 0.1pF | ATC600S | |
| R5,R6 | 5.6 Ω | Unimo0603 | |

Document Number: SMAV6472-35 Preliminary Datasheet V1.0

Package Dimensions



Mounting Footprint Pattern





Document Number: SMAV6472-35 Preliminary Datasheet V1.0

Revision history

Table 5. Document revision history

| Date | Revision | Datasheet Status |
|----------|----------|-----------------------|
| 2024/7/2 | Rev 1.0 | Preliminary Datasheet |
| | | |
| | | |
| | | |

Application data based on HJ-24-13

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors Copyright © by Innogration (Suzhou) Co.,Ltd.