


MK0924GS LDMOS TRANSISTOR

240W, P band High Power RF LDMOS FETs



Description

The MK0924GS is a 240-watt, both input and output matched, high ruggedness, push pull LDMOS FETs, designed for P band and UHF application within 0.5 to 1GHz.

- Typical RF Performance under CW (On Innogration fixture with device soldered):

MK0924GS ^{V0} VGS=2.33V VDS=28V IDQ=120mA CW								
Freq (MHz)	Psat (dBm)	Psat (W)	IDS (A)	Pin (dBm)	Gain (dB)	Eff (%)	2nd (dBc)	3rd (dBc)
400	52.24	167.5	8.93	38.30	13.94	66.99	-20.00	-25.50
500	53.86	243.2	12.33	41.34	12.52	70.45	-21.40	-54.80
600	53.40	218.8	12.27	42.25	11.15	63.68	-32.70	-46.70
700	53.91	246.0	12.60	41.38	12.53	69.74	-51.90	-49.00
800	53.84	242.1	12.71	40.85	12.99	68.03	-51.10	-53.10
900	53.50	223.9	11.66	40.98	12.52	68.57	-39.00	-44.20
1000	53.40	218.8	11.69	41.16	12.24	66.84	-41.30	-43.50

MK0924GS ^{V0} VGS=2.37V VDS=32V IDQ=140mA CW						
Freq (MHz)	Psat (dBm)	Psat (W)	IDS (A)	Pin (dBm)	Gain (dB)	Eff(%)
400	53.22	209.9	10.58	38.30	14.92	62.00
500	54.80	302.0	13.48	41.34	13.46	70.01
600	54.01	251.8	13.36	42.25	11.76	58.89
700	54.68	293.8	14.26	41.38	13.30	64.38
800	54.63	290.4	14.12	40.85	13.78	64.27
900	54.20	263.0	13.25	40.98	13.22	62.03
1000	54.20	263.0	13.11	41.16	13.04	62.70

Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

Suitable Applications

- P band pulse or CW amplifier
- UHF band pulsed amplifier
- Test measurement applications

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain--Source Voltage	V _{DSS}	+65	Vdc
Gate--Source Voltage	V _{GS}	-10 to +10	Vdc
Operating Voltage	V _{DD}	+32	Vdc
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature	T _c	+150	°C

MK0924GS LDMOS TRANSISTOR

Document Number: MK0924GS
Product Datasheet V1.0

Operating Junction Temperature	T_J	+225	°C
--------------------------------	-------	------	----

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case $T_{case}=25^{\circ}C$; CW	$R_{\theta JC}$	0.29	°C/W

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22--A114)	Class 2

Table 4. Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

DC Characteristics

Zero Gate Voltage Drain Leakage Current ($V_{DS} = 65V, V_{GS} = 0V$)	I_{DSS}			100	μA
Zero Gate Voltage Drain Leakage Current ($V_{DS} = 28V, V_{GS} = 0V$)	I_{DSS}			1	μA
Gate--Source Leakage Current ($V_{GS} = 10V, V_{DS} = 0V$)	I_{GSS}			1	μA
Gate Threshold Voltage ($V_{DS} = 28V, I_D = 450 \mu A$)	$V_{GS(th)}$		1.9		V
Gate Quiescent Voltage ($V_{DD} = 28V, I_D = 0.5A$, Measured in Functional Test)	$V_{GS(Q)}$		2.5		V

Load Mismatch (In Innogration Test Fixture, 50 ohm system): $V_{DD} = 28Vdc, I_{DQ} = 100 mA, f = 1000 MHz$

VSWR 5:1 at 200W pulse CW Output Power	No Device Degradation
--	-----------------------

TYPICAL CHARACTERISTICS

Figure 2. Test Circuit Component Layout





Table 5. Test Circuit Component Designations and Values

Component	Description	Suggested Manufacturer
C1~C5,C13	10uF/200V-1210	Ceramic multilayer capacitor
C6~C8	470pF	
C9,C10	47pF	
C11,C12	75pF	
C14	5.6pF	
C15	12pF	
C16	1.2pF	
C17	4.3pF	
C18	2.7pF	
C19	5.1pF	
C20	0.5pF	
C21,C22	3.3pF	
R1,R2	10 Ω /1206	Chip Resistor
R3	300 Ω	color ring resistor
T1	50ohm-40mm	RFSFBU-086-50
T2,T3	16.7ohm-40mm	SFF-16.7-1.5
T4	35ohm-55mm	SFF-35-3
L1,L2	1.5mm copper line	DIY


MK0924GS LDMOS TRANSISTOR

Document Number: MK0924GS
Product Datasheet V1.0

Earless Flanged Ceramic Package; 4 leads



UNIT	A	b	c	D	D ₁	e	E	E ₁	F	H	H ₁	L	Q	U ₁	U ₂	W ₁	W ₂
mm	4.72	4.67	0.15	20.02	19.96	7.90	9.50	9.53	1.14	19.94	12.98	5.33	1.70	20.70	9.91	0.25	0.51
	3.43	4.93	0.08	19.61	19.66		9.30	9.25	0.89	18.92	12.73	4.32	1.45	20.45	9.65		
inches	0.186	0.194	0.006	0.788	0.786	0.311	0.374	0.375	0.045	0.785	0.511	0.210	0.067	0.815	0.390	0.01	0.02
	0.135	0.184	0.003	0.772	0.774		0.366	0.364	0.035	0.745	0.501	0.170	0.057	0.805	0.380		

OUTLINE VERSION	REFERENCE			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
PKG-B4					03/12/2013

MK0924GS LDMOS TRANSISTOR

Document Number: MK0924GS
Product Datasheet V1.0

Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2026/4/1	Rev 1.0	Product Datasheet

Application data based on TC-26-10

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors

Copyright © by Innogration (Suzhou) Co.,Ltd.